Sign in
A Survey on Power Gating Techniques in Low Power VLSI Design
Book chapter

A Survey on Power Gating Techniques in Low Power VLSI Design

G. Srikanth, Bhanu M. Bhaskara and M. Asha Rani
Information Systems Design and Intelligent Applications, pp.297-307
Advances in Intelligent Systems and Computing, Springer India
04/02/2016

Abstract

Dual-threshold CMOS (DTCMOS) Dynamic voltage and frequency scaling (DVFS) Multi-threshold CMOS (MTCMOS) Power gating (PG)

Metrics

1 Record Views

Details