Sign in
A 23ps resolution Time-to-Digital converter implemented on low-cost FPGA platform
Conference proceeding

A 23ps resolution Time-to-Digital converter implemented on low-cost FPGA platform

Mohamed Abbas and Kasem Khalil
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Conference Proceedings, p.1
01/07/2015

Abstract

Metrics

1 Record Views

Details