Sign in
A new method for two-level logic minimization
Conference proceeding

A new method for two-level logic minimization

Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, Vol.3, pp.1405-1408
01/01/2003

Abstract

Engineering Engineering, Electrical & Electronic Science & Technology Technology Telecommunications

Metrics

1 Record Views

Details