Sign in
Accelerating Interconnect Analysis using High-Level HDLs and FPGA SpiNNaker as a Case Study
Conference proceeding

Accelerating Interconnect Analysis using High-Level HDLs and FPGA SpiNNaker as a Case Study

Mohsen Ghasempour, Jonathan Heathcote, Javier Navaridas, Luis A. Plana, Jim Garside, Mikel Lujan and IEEE
2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), pp.96-96
Annual IEEE Symposium on Field-Programmable Custom Computing Machines
01/01/2015

Abstract

Computer Science Computer Science, Theory & Methods Engineering Engineering, Electrical & Electronic Science & Technology Technology

Metrics

1 Record Views

Details