Abstract
In this paper a novel timing tracking circuit for CDMA applications is presented. The circuit utilizes a linear interpolator and a Schmitt quantizer to achieve the optimal tradeoff between design complexity and robustness. System simulations, experimental measurements, gate counts and power consumption issues are presented and analyzed.