Sign in
Inter-Processor Communication Performance of a Hierarchical Torus Network under Bit-Flip Traffic Patterns
Conference proceeding

Inter-Processor Communication Performance of a Hierarchical Torus Network under Bit-Flip Traffic Patterns

M.M. Hafizur Rahman, M. Ghosh, S. Horiguchi, IEEE and M. M. Hafizur Rahman
2006 International Conference on Electrical and Computer Engineering, pp.573-576
12/2006

Abstract

bit-flip traffic pattern Computer networks Computer simulation Concurrent computing deadlock-free routing Hardware HTN inter-processor communication performance Mesh networks Multiprocessor interconnection networks Routing System recovery Telecommunication traffic Traffic control

Metrics

1 Record Views

Details