Abstract
The paper presents the architecture and implementation of lifting-based wavelet transform for 5/3 filter bank of JPEG2000 standard is presented. The architecture has regular data flow and low control complexity. RTL-level hardware description language model was designed. Device speed analysis for different chip series of Xilinx FPGA was realized.