Abstract
Conference Title: 2014 IEEE International Symposium on Circuits and Systems (ISCAS) Conference Start Date: 2014, June 1 Conference End Date: 2014, June 5 Conference Location: Melbourne VIC, Australia This paper presents a reduced-complexity low power error-resilient K-Best MIMO Detector. A novel tree-enumeration method is proposed such that the error-resilient detection processes a reduced search space and is more suitable for VLSI design. Moreover, a circuit-level optimization is employed to further simplify the complexity. Experimental results are given showing that the circuit-level optimization decreases the detector area by 15% and power consumption by 41%. Moreover, we show that the proposed error-resilient MIMO detector with reduced-voltage memory can achieve a total of 19% reduction in power consumption compared with the conventional scheme, while still maintaining close-to optimal PER performance. [PUBLICATION ABSTRACT]