Abstract
Because of increasing leakage current and decreasing defective current, reducing testing time while keeping the required accuracy is one of the main I-DQQ testing challenges of the new CMOS technology. In this paper, we propose a new sensor design to increase the discriminability of defective quiescent consumption from non-defective consumption based on an innovative approach for testing the digital CMOS circuits.