Real Time Hardware Co-simulation of Edge Detection for Video Processing System

Yahia Said; Taoufik Saidani; Fethi Smach; Mohamed Atri; IEEE

doi:10.1109/MELCON.2012.6196563

Back

Conference proceeding

Real Time Hardware Co-simulation of Edge Detection for Video Processing System

Yahia Said, Taoufik Saidani, Fethi Smach, Mohamed Atri and IEEE

2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), pp.852-855

IEEE Mediterranean Electrotechnical Conference-MELECON

01/01/2012

DOI: https://doi.org/10.1109/MELCON.2012.6196563

Abstract

Engineering

Engineering, Electrical & Electronic

Science & Technology

Technology

A methodology for implementing real-time DSP applications on a field programmable gate arrays (FPGA) using Xilinx System Generator (XSG) for Matlab is presented in this paper. It presents architecture for Edge Detection using Sobel Filter for image processing using Xilinx System Generator. The design was implemented targeting a Spartan3A DSP 3400 device (XC3SD3400A-4FGG676C) then a Virtex 5 (xc5vlx50-1ff676). The Edge Detection method has been verified successfully with no visually perceptual errors in the resulted images.

Metrics

1 Record Views

Details

Title: Real Time Hardware Co-simulation of Edge Detection for Video Processing System
Creators - without role: Yahia Said - University of Monastir
Taoufik Saidani - University of Monastir
Fethi Smach - University of Monastir
Mohamed Atri - Fac Sci, Lab Elect & Microelect EmE, Monastir 5000, Tunisia
IEEE
Publication Details: 2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), pp.852-855
Series: IEEE Mediterranean Electrotechnical Conference-MELECON
Publisher: IEEE
Number of pages: 4
Identifiers: 9919023808331
Academic Unit: Northern Borders University; King Khalid University
Language: English
Resource Type: Conference proceeding