Abstract
A memory Alias Table holds a major role in Register Renaming Unit (RRU), which is responsible for maintaining the translation between logical registers to physical registers under the given instruction(s). This work presents the design of the memory Alias Table based on the SRAM-based 8T-Cell with multiport write, read, and content-address operations for two-way three operands machine cycle. The design of the memory Alias Table of size 32-row x 6-bit has SRAM-based CAM cell of type 21T-Cell that comprises four-read ports, two-write ports, and two-content-address ports. The content-address examines the register under-test against all contents of the memory Alias Table in parallel and releases the associated match index address. Results show that the four read ports operate simultaneously within the half-cycle, while the two write ports operate simultaneously within the other half-cycle. The operation of the two content-address ports is managed during the half-cycle of the read phase. Thus, the three operations occur within a single cycle without latency. HSPICE simulations using 90 nm/1 V CMOS process reveal that the memory Alias Table provides the three operations within a one-cycle of 1 GHz consuming an average power of 0.13 mW.