Sign in
Feature extraction without learning in an analog spatial pooler memristive-CMOS circuit design of hierarchical temporal memory
Journal article   Peer reviewed

Feature extraction without learning in an analog spatial pooler memristive-CMOS circuit design of hierarchical temporal memory

Olga Krestinskaya and Alex Pappachen James
Analog integrated circuits and signal processing, Vol.95(3), pp.457-465
01/06/2018

Abstract

Computer Science Computer Science, Hardware & Architecture Engineering Engineering, Electrical & Electronic Science & Technology Technology

Metrics

1 Record Views

Details